Evaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors
نویسندگان
چکیده
Chip multiprocessors (CMPs) have become an interesting micro-architectural style for high-end systems as well as low-power systems. While power-performance tradeoffs differ in these systems, a high power consumption can lead to devastating power densities in the former and a reduced operating time in the latter owing to limited battery capacity. In this paper, we focus on the energy wasted in the snoopy cache protocols that keep the L1 caches in CMPs consistent. Previous studies have focussed on the energy wasted by snoop accesses in the private caches in SMP systems and found that it can be a big fraction of the total energy. We apply two techniques serial snooping and Jetty that were developed for SMP servers and see if they can lead to energy savings in a CMP. We find that the techniques are not well suited for a CMP and analyze why. Serial snooping does not work well because all caches have to be searched even if none can supply the data, which happens to be the case most of the time. Jetty, does not perform well because the snoop energy saved by the filtering is offset by the energy lost in the filters.
منابع مشابه
Shared vs. Snoop: Evaluation of Cache Structure for Single-Chip Multiprocessors
Abstract. The shared cache structures and snoop cache structures for single-chip multiprocessors are evaluated and compared using an instruction level simulator. Simulation results show that 1-port large shared cache achieves the best performance if there is no delay penalty for arbitration and accessing the bus. However, if 1-clock delay is assumed for accessing the shared cache, a snoop cache...
متن کاملMemory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture
In this paper we present an exhaustive evaluation of the memory subsystem in a chip-multiprocessor (CMP) architecture composed of 16 cores. The characterization is performed making use of a new simulator that we have called DCMPSIM and extends the Rice Simulator for ILP Multiprocessors (RSIM) with the functionality required to model a contemporary CMP in great detail. To better understand the b...
متن کاملUsing supplier locality in power-aware interconnects and caches in chip multiprocessors
Conventional snoopy-based chip multiprocessors take an aggressive approach broadcasting snoop requests to all nodes. In addition each node checks all received requests. This approach reduces the latency of cache to cache transfer misses at the expense of increasing power. In this paper we show that a large portion of interconnect/cache transactions are redundant as many snoop requests miss in t...
متن کاملPh . D . Thesis “ A Study on Cache Memory Systems for On - chip Multiprocessors
A bus connected multiprocessor is one of the most promising types of small scale parallel machines because of its simple and economical structure. Usually, all processors share a common address space of the shared memory. In order to reduce the access latency and the bus congestion, each processor provides a private cache with a snoop mechanism. The existing snoop cache protocols are optimized ...
متن کاملThe MINC (Multistage Interconnection Network with Cache Control Mechanism) Chip
Although bus connected multiprocessors have been widely used as high-end workstations or servers, the number of connected processors is strictly limited by the maximum bandwidth of the shared bus. Instead of them, a switch connected multiprocessor which uses a crossbar or Multistage Interconnection Networks(MINs) for connecting processors and memory modules is a hopeful candidate. However, in s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002